In this paper, electrical characteristics of the double gate metal oxide semiconductor field effect transistor (DG MOSFET) and that of gate all around silicon nanowire transistor (GAA SNWT) have been investigated. We have evaluated the variations of the threshold voltage, the subthreshold slope, draininduced barrier lowering, ON and OFF state currents when channel length decreases. Quantum mechanical transport approach based on non-equilibrium Green's function method (NEGF) has been performed in the frame work of effective mass theory with taking into account exchange-correlation effects. Its simulation consists of solutions of the three dimensional Poisson's equation, two dimensional Schrodinger equation on the cross section plane, and also transport equation. We have shown that for lengths smaller than 15 nm, short channel effects dominate. When the dimensions become smaller, interelectronic distance decreases and the interaction between electrons and also exchange correlation effects increase. We have also demonstrated that short channel effects are decreased using the device which has a good control of gate.
INTRODUCTION
As the MOSFET gate length reaches the nanometer regime, short channel effects (SCEs) become more and more significant, thus, new circuit design technologies and various device concepts are becoming extensively attractive (Alam and Abdullah, 2012; Bahari et al., 2011; Kurniawa et al., 2010; Loussier et al., 2009; Tienda et al., 2008) . Multiple-gate structures and silicon on insulator (SOI) are promising structures to overcome SCEs in nanometre-scaled MOSFETs (Gaffar et al., 2011; Ranaka et al., 2011) . Conventional CMOS technology is facing greater challenges in terms of scaling due to *Corresponding author. E-mail: r.hosseini@srbiau.ac.ir. Tel: +989143881861.
reduced gate control, increased SCEs and high leakage currents (Ancona et al., 1999) . The DG and GAA devices ensure that no part of channel is far away from the gate. This gives better control of the channel by the gate electrodes. In addition, these devices exhibit a good I on /I off and present a channel with high conductivity. Gate all around silicon nanowire transistor (GAA SNWTs) and Double Gate Metal Oxide Semiconductor Field Effect Transistor (DG MOSFETs) have emerged as promising devices to keep SCE under control, exhibiting quasi-ideal subthreshold slope with undoped channel. The use of a lightly doped or undoped channel maximizes the effective carrier mobility and hence ON current density. Also, the absence of dopant in the channel decreases the threshold voltage variations and drain to body capacitance which provide improved circuit performance (Xiao et al., 
2009).
At the sub-15 nm structures, the susceptibility of the transistor to short channel effect is monitored in several ways such as threshold voltage, subthreshold slope, offstate current and drain-induced barrier lowering (DIBL). Since channel length of investigated structures is in order of 10 nm, conventional classical models are not sufficient to describe the electrical characteristics and the full quantum transport models need to be used for improved prediction of the device behavior (Fiori and Iannaccone, 2007, Hosseini et al., 2012) . In this paper, a quantum mechanical transport approach based on non-equilibirium Green's function (NEGF) method with considering exchange correlation effect is employed. Previously, quantum mechanical simulations in the ballistic limit have been carried out using the NEGF method (Wang et al., 2004; Wang et al., 2003) . We would take into account exchange-correlation effects.
DEVICE STRUCTURE AND SIMULATION METHOD
The DG MOSFET and GAA SNWT studied here are presented in Figure 1 . The parameters used for the devices in our simulations are summarized in Table 1 .
In this work, we use a quantum mechanical approach for DG MOSFET and GAA SNWT based on non-equilibrium Green's function with the use of mode space approach. Schrodinger equation is first solved in each slice of the device to find eigen energies and eigen functions; then, a transport equation of electrons moving in the sub-bands is solved. In practice, due to strong quantum confinement in silicon nanowire transistors, usually only a few of the lowest subbands are occupied and the upper subbands can be safely neglected (Wang et al., 2004) (Neophytou et al., 2008; Quang et al., 2008; Wang et al. 2004) . The Schrödinger equation is decoupled in a set of two dimensional equations in the x-y plane for each cross-section along z direction:
where i runs over subbands, In this work, we consider three types of conduction band valleys whose anisotropic effective masses are (ml,mt,mt),(mt,ml,mt) and (mt,mt,ml) (Jin et al., 2008) ; where ml=0.98m0 and mt=0.19m0 (Lee and Fitzgerald, 2005) are the longitudinal and the transverse effective masses, respectively, and m0 is the free electron mass. We also assume that electronic transport occurs in the Z[001] direction.
The confining potential V can be written as V=EC+Vexc , where EC is the conduction band and Vexc is exchange-correlation potential treated within local density approximation (Iwata et al., 2005; Slater, 1951) . It is an additional negative potential energy term in the Hamiltonian, which depends on the local carrier density and is given by Fiori and Iannaccone (2007) , Silvaco Int. ATLAS User Manual (2011) and Slater (1951) :
where n is electron concentration that can be expressed as:
where F-1/2 is the Fermi-Dirac integral of order -1/2 that can be defined as Fiori and Iannaccone (2007) :
Von Neumann boundary conditions are used for potential in the source and drain. The contact Fermi levels are kept fixed at the boundaries. This type of boundary condition is useful because ballistic carriers do not create voltage drop near the source and drain contacts. The method presented here is widely explained in Ancona et al. (1999) , Fiori and Iannaccone, (2007) , Wang et al. (2004) , and Xiao et al. (2009) .
The solution of equations starts with an initial guess for the potential, then Schrodinger equation and NEGF are solved using this potential, and the electron concentration is computed. In the next step, Poisson equation is solved based on the solution of NEGF and a new potential is computed. Then, if convergence is achieved, the current is computed as shown below (Kurniawan et al., 2009 ):
Where q is the electron charge, h is plank's constant, τ is transmission coefficient, G is Green's function, ∑D and ∑S are self energies for the source and the drain. We can see, for the small channel length (L ch =7 nm), the exchange correlation effects are important, but In the L ch =25 nm, I-V characteristics are the same and the exchange correlation effects can be ignored.
RESULTS AND DISCUSSION
When the dimensions become smaller, interelectronic distance decreases; and this leads to the increase of interaction between electrons and also the enhancement of exchange correlation effects (Hedin and Lundqvist, 1971; Perdew and Zunger, 1981) . Figure 3 represents the source-drain current as a function of gate voltage for DG MOSFET when V DS is equal to 0.5 V and channel length varies from 7 to 25 nm. Similar I-V characteristic for GAA SNWT is shown in Figure 4 . It can be seen that the reduction of the channel length results in shifting the characteristics to the left and it is clear that as the channel length becomes smaller than 15 nm, the subthreshold current rises dramatically.
Since the drain current depends on the channel length, the threshold voltage of the DG MOSFET and GAA SNW transistor should also be channel length dependent. both devices and increases with taking into account exchange correlation effects. Noting that the threshold voltage is defined as the required gate voltage to have I DS =10 -7 A when V DS =0.5 V. Figure 6 illustrates the first subband energy for both DG MOSFET and GAA SNWT when V GS =1 V and V DS =1 V. For the case of L ch =7 nm, most of the current in the off-state is distributed below the top of the barrier, accounting for the large source-drain tunneling current. For the case of L ch =25 nm, tunneling current is much more suppressed, due to the large source to drain tunneling distance.
Electrical characteristics for DG MOSFET and GAA SNWT are summirized in Tables 2 and 3. In Table 2 , ON and OFF currents are given for DG MOSFET and in Table 3 , those are given for GAA SNWT. ON current is the computed current at V DS =0.5 V and V GS -V TH =0.5 V; while OFF current is the computed current at V DS =0.5 V and V GS -V TH =-0.2 V (Song et al., 2006) .
It is observed that ON current does not vary significantly with channel length but I OFF changes sharply. OFF current is affected by quantum tunneling for L≤10 nm and is heavily dependent on the channel length.
Such dependence is mainly due to the degradation of the subthreshold slope with decreasing channel length.
Furthermore, the OFF current in GAA SNWT is less than that in DG MOSFET because of smaller subthreshold slope.
It has been found that fringing field from gate to source contributes significantly to nano device performance. The strength of fringing field is closely related to device features such as gate-dielectric thickness, the gate height and the gate length (Zhao et al., 2008) . Fringing induced barrier lowering (FIBL) causes the off-state current to increase and degrades the subthreshold slope as channel length becomes shorter (Yeap et al., 1998) . Tables 2 and 3 also show the effect of varying the channel length on the DIBL for V DS =0.05 V and V DS =1 V.
Above 15 nm, the DIBL are relatively the same, but DG MOSFET with L ch less than 15 nm presents significant DIBL effect compared with GAA SNW transistor. This is attributed to the higher gate control in GAA SNWT.
Conclusion
In this paper, we have analyzed the electrical characteristics of DG MOSFET and GAA SNWT. A quantum mechanical transport approach based on non-equilibrium Green's function method considering exchange correlation effects and appropriate boundary conditions was implemented in presented devices to compare their performance against the short channel effects. When channel length decreases, short channel effects will be more important, but we can reduce these effects using the device which has a good control of gate. We showed that the GAA SNW Transistor had good control of gate leading to lower DIBL effect and sub-threshold slope, higher ON current and lower OFF current in the sub-15 nm regime.
